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Abstract—In the paper the problem of modelling thermal 
properties of semiconductor devices with the use of compact 
models is presented. This class of models is defined and their 
development over the past dozens of years is described. 
Possibilities of modelling thermal phenomena both in discrete 
semiconductor devices, monolithic integrated circuits, power 
modules and selected electronic circuits are presented. The 
problem of the usefulness range of compact thermal models in the 
analysis of electronic elements and circuits is discussed on the 
basis of investigations performed in Gdynia Maritime University. 
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I. INTRODUCTION 
EMICONDUCTOR devices have been basic components of 
electronic circuits for dozens of years. During operation of 
these devices conversion of electrical energy into heat is 
observed. This heat causes a rise of internal temperature Tj of 
semiconductor devices above ambient temperature Ta as a 
result of self-heating phenomena [1 - 6]. 
The rise of internal temperature causes a change of the 
course of characteristics of semiconductor devices and a 
change in the value of their exploitive parameters [3, 5, 7, 8, 9, 
10]. On the other hand, it is known that each semiconductor 
device is characterised by a certain value of the maximum 
admissible internal temperature Tjmax, after exceeding which 
the producer does not guarantee that the values of catalogue 
exploitive parameters will be maintained [11-14]. It is known 
also that a rise of temperature Tj causes shortening of life time 
of the semiconductor device [15-18].  
Because of the mentioned above information about values of 
internal temperature of semiconductor devices during their 
operation is of great importance. Therefore, already in the 
seventies of 20th century scientific investigations concerning 
modelling thermal phenomena in semiconductor devices were 
conducted. These investigations led to formulation of thermal 
models of the considered devices of different accuracy. 
In the classical theory of heat flow the equation of heat 
conduction is used. This equation for homogeneous area has 
the following form [5, 19, 20].  
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where  denotes proper thermal conductance of this area, c - 
its specific heat,  − density of the area, while g(x, y, z, t) is 
the waveform of voluminal density of the generated power. 
As it is visible from the equation form (1), the equation of 
heat conduction enables calculating time-spatial distribution of 
temperature inside the semiconductor device. To solve this 
equation suitable set of initial and border conditions 
characterising heat abstraction from the surface of the 
investigated device resulting from convections and radiation is 
indispensable [20, 21]. 
As it results among other from the paper [20], apart from 
idealised cases, the equation of heat conduction is not soluble 
analytically. Therefore, numerical methods are universally 
applied to its solutions and accuracy of the obtained solution 
depends among others on the discretisation network used [22 - 
25]. Most often a microscopic thermal model in the form of the 
equation of heat conduction is used to analyse the heat flow 
between semiconductor structure and the case of the 
semiconductor device [5]. Such a model allows producers of 
semiconductor devices to optimise the process of assembly of 
semiconductor structure to the case and proper selection of the 
used materials to construct cases of semiconductor devices. 
Microscopic thermal models make possible calculations of 
time-spatial distribution of temperature of the analysed 
semiconductor device, but they need long duration time of 
calculations. This time rapidly rises while increasing the 
surface of the analysed area, e.g. the semiconductor device 
together with the heat sink or the printed circuit board (PCB). 
Therefore, practically microscopic models are not needed in 
the analysis of electronic circuits or semiconductor devices 
with complex cooling systems. In such a case typically 
compact thermal models are used [26]. 
Compact thermal models are formulated with the assumption 
foundation that in the active part of the semiconductor device 
the uniform distribution of temperature occurs. This means that 
it is possible to talk about one internal temperature of the 
semiconductor device Tj. Such models were described in the 
literature in the seventies of the 20th century [27, 28], and in 
Gdynia Maritime University investigations in this range were 
conducted at the beginning of the eighties of the 20th century. 
In this paper the idea of formulating compact thermal models 
of the considered devices is described. Then development of 
these models over the space of past dozens of years is shown, 
and a manner of estimating parameters and examples of such 
models of selected semiconductor devices are presented. 
II. BASIC FORM OF COMPACT THERMAL MODEL  
The compact thermal model of the semiconductor device can 
be formulated by solving the equation of heat conduction for 
the semi-infinity rod. On the end of this rod the semiconductor 
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structure of the thickness l and the area S, in which heat is 
generated, is characterized, is situated and it is characterised by 
power P0. As a result of solution of such an equation for the 
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where Ta denotes ambient temperature, Rth – thermal 
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The network representation of the equation (2) is a RC 
circuit, containing the parallelly connected resistor and 
capacitor, excited from the current source generating the signal 
corresponding to power dissipated in the modelled device. 
Voltage on this circuit corresponds to the excess of internal 
temperature of the device Tj over ambient temperature Ta. 








         (4) 
and capacitor C - heat capacitance Cth is described with the 
expression of the form  
cVCth =          (5) 
In the equation (5) V denotes volume of the element of the 
heat flow path. 
If in fact that the real semiconductor device consists of many 
layers embracing the semiconductor structure, soldered or glue 
jointed, the copper basis and the case will be taken into 
account. Simultaneously if it is assumed that these is one-
dimensional heat flow, then the compact thermal model of 
such a device in the form of the classical Cauer shown in Fig.1 







Fig. 1. Network representation of a compact thermal model of the 
semiconductor device in the form of the Cauer network  
Each pair of RiCi elements, visible in Fig. 1, represents 
thermal resistances and thermal capacitances corresponding to 
each constructional layer of the semiconductor device, whereas 
voltage on each resistor corresponds to a difference of 
temperature between both sides of each layer. The thermal 
model corresponding to the diagram shown in Fig. 1 can be 
described with the formula of the form [2, 3, 5, 29, 30, 31] 




'      (6) 
where Z’th(t) denotes time derivative of transient thermal 
impedance, typically described with the following formula [2, 
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where ai is the weight coefficient corresponding to thermal 
time constant thi The number of thermal time constants N 
typically ranges from 3 to 5 and it depends on the applied 
cooling system [32]. 
The form of the equation (6) corresponds to the convolution 
integral, which can be calculated using so called memoryless 
algorithms described among others in papers [29, 30]. The 
network analogue of equations (6 - 7) in the form Foster 












Fig. 2. Network representation of a thermal model of the semiconductor 
device in the form of the Foster network 
As it results among others from papers [31, 33], thermal 
models shown in Fig. 1 and Fig. 2 are fully adequate from the 
point of view of node Tj. An advantage of the thermal model in 
the form of the Cauer network is a possibility of calculations of 
temperatures of each structural component of the 
semiconductor device, whereas a drawback of this model is the 
complicated manner of estimating values of RC elements for 
the well-known waveform of transient thermal impedance 
Zth(t) [34]. In turn, voltages in nodes of the Foster network 
have not simple physical interpretation, but values of each RC 
element could be estimated using simple formulas of the form  






=          (9) 
The presented classical compact thermal models can be 
applied to the simplest constructions of semiconductor devices 
in which the heat flow can be described as one-dimensional. In 
the case when the cooling system of the device contains such 
elements as the heat-sink, the ventilator, the PCB, the case of 
the device etc. this flow is 3 Dimensional. In order to obtain 
high accuracy of the model the multi-way heat flow should be 
taken into account.  
III. THERMAL MODELLING WITH MULTI-WAY HEAT 
TRANSFER TAKEN INTO ACCOUNT 
Removal of the heat generated in the semiconductor device is 
realised with the use of three mechanisms: conduction, 
convections and radiation [5, 19, 26]. Conduction is 
accountable for transport of heat through structural 
components of the semiconductor device made from solids - 
semiconductors and metals. Convection occurs on the surface 
of metals that contact a cooling factor (liquid or air). In turn, 
radiation appears on the surface of each element of the heat 
flow path. The participation of each mechanism of heat 
transfer is different for different cooling systems.  
In papers [11, 33] compact thermal models of power 
semiconductor devices, in which three-dimensional heat 
transfer should be taken into account, are presented. 
Particularly, different intensity of heat dissipation from the 
bottom and top surface of the case of the semiconductor device 
is taken into account. Also in the paper [35] a compact thermal 
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model taking into account three-dimensional heat transfer in 
the IGBT module is proposed. However, the cited papers take 
into account the multi-way heat flow only in the section 
between the semiconductor structure and the device case.  
In turn, in the paper [36] structures of compact thermal 
models of power semiconductor devices co-operating with 
different cooling systems are presented. In these models the 
multi-way heat flow between the semiconductor structure and 
the environment is taken into account. For example, in Fig. 3 a 
thermal model of the cooling system of the semiconductor 
device situated on the heat-sink inside the case of the 































Fig. 3. Thermal model of the semiconductor device situated on the heat-sink 
inside the case of equipment  
In this model the following nodes are marked and they 
represent: 
a) internal device temperature (node W1), 
b) case temperature of the device (node W2), 
c) temperature of soldering pads on PCB (node W3), 
d) temperature of thermal interface between device case 
and the heat-sink (node W6), 
e) temperature of the heat-sink (node W7), 
f) temperature of the air inside the case of equipment 
(node W4),  
g) temperature of the case of equipment (node W5), 
h) ambient temperature (node Ta).  
The multi-way heat transport appears between the case of the 
semiconductor device and with air in the equipment case. In 
the considered case even 3 possible ways of the heat flow 
appear. The first of these ways models the heat flow from the 
device case through the soldering pad to the air in the case of 
equipment. The second way models direct heat transfer from 
the device case to the air in the case of equipment. In turn, the 
third way of heat dissipation from the device case leads 
through the thermal interface and the heat-sink to the air in the 
case of equipment. Depending on the value of power 
dissipated in the semiconductor device and dimensions of 
soldering pads and the heat-sink, as well as emissivity of the 
surface of the heat-sink and the case, differences in 
participation of the mentioned ways in heat transport are 
observed. Usefulness of the presented models in practice 
depends on a possibility of estimating parameters values of 
such a model. 
IV. COMPACT THERMAL MODELS OF POWER MODULES 
Except discrete semiconductor devices more and more 
commonly monolithic integrated circuits and power modules 
are used. In integrated circuits typically dimensions of the 
semiconductor structure are so small in relation to dimensions 
of the device case that satisfactory results can be obtained 
using compact thermal models of the identical structure as for 
discrete semiconductor device [37 - 40]. 
More and more often, among others in power electronics and 
in the lighting technique, power modules are used. Such 
modules contain from several to a dozen semiconductor 
structures situated on the common basis MCPCB (LED 
modules) or in the common case (MOS modules, IGBT 
modules). 
Due to the fact that semiconductor devices are on the 
common basis, mutual thermal couplings appear between these 
devices. Because internal temperature of each such 
semiconductor device depends on ambient temperature and the 
excess of internal temperature caused by self-heating 
phenomena in this device and mutual thermal couplings with 
other devices situated on the same base should be taken into 
account [41, 42]. 
In the paper [32] the thermal model of the IGBT module with 










Fig. 4. Diagram of connections of the considered IGBT module  
As it is visible in Fig. 4, the considered module contains 4 
semiconductor devices situated in the common case.  
The network representation of the thermal model of the 
considered IGBT module is shown in Fig.5 [32]. This model 
makes it possible to calculate internal temperatures of both the 
transistors and both the diodes included in the considered 
IGBT module with a self-heating phenomenon and mutual 
thermal couplings between all the components of this module 
taken into account.  
In this model current sources represent powers dissipated in 
each component of the considered module. Voltages in nodes 
TT1, TT2, TD1 and TD2 represent internal temperatures of the 
transistors and the diodes included in the module. Independent 
voltage sources represent ambient temperature, controlled 
voltage sources - the excess of temperature of each component 
of the module caused by mutual thermal couplings with other 
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components of this module. Values of these increases are 
calculated by means of circuits visible in the right-hand part of 
the figure with the use of RC elements representing suitable 
mutual transient thermal impedances. In circuits visible in the 
left-hand part of the figure values of internal temperatures of 
each element of the module are calculated, and self-heating 
phenomena are modelled with the use of RC elements 



























































































































































































Fig. 5. Network representation of the thermal model of the IGBT module [32]  
In the description of the thermal model of the considered 
module 4 self transient thermal impedances and 12 mutual 
transient thermal impedances appear. Thermal capacitance and 
thermal resistance between each element of the heat flow path 
depend on parameters of materials occurring in this path and 
their geometrical dimensions. Therefore, heat transfer between 
every pair of components of the module in both directions can 
be characterised by identical mutual transient thermal 
impedances. Because heat transfer between each pair of 
semiconductor devices included in the considered module is 
characterised by the same mutual transient thermal 
impedances, only six (instead of 12) mutual transient thermal 
impedances are necessary in the model. 
In turn, in the case of LED modules typically diodes of the 
same type situated on the common basis MCPCB are used. In 
the paper [43] the thermal model of the LED module of the 
form shown in Fig. 6 is proposed. The model forms is 
presented on the example of a module including 3 diodes 



















Fig. 6. Network representation of the thermal model of the LED module. 
The thermal model takes into account self-heating 
phenomena in each diode and mutual thermal coupling 
between all the diodes.  
This compact thermal model makes it possible to calculate 
internal temperature of every diode included in the considered 
module. Values of this temperature correspond to values of 
voltage in nodes Tj1, Tj2 and Tj3, respectively. Controlled 
current sources G1 , G2 and G3 represent thermal power 
dissipated in each diode in the considered module. RC 
networks visible in Fig.6 represent their self and mutual 
transient thermal impedances in the considered module. 
Elements R11, C11, R21, C21 and R31, C31 model the heat flow 
between each solid-state structure and the MCPCB, while the 
remaining RC elements characterise the heat flow between the 
MCPCB and the surrounding. The number of RC elements 
depends on the cooling system used. In the model, 
capacitances C11, C21, C31 and resistances R11, R21, R31 have the 
same values equal to thermal resistance between the junction 
and the case of each LED. The voltage source VTa represents 
ambient temperature Ta.  
Thermal power dissipated in each diode is equal to the 
difference between electrical power supplying the considered 
diode and power of the emitted light [41, 44] 
The method of measurements of transient thermal 
impedances of power LEDs is described in papers [45, 46]. 
Furthermore, the method of measurements of mutual transient 
thermal impedance between power LEDs is presented in [43].  
V. NONLINEAR COMPACT THERMAL MODELS 
The presented in previous sections compact thermal models 
belong to groups of linear models. In such models dependence 
of efficiency of heat removal, characterised by transient 
thermal impedances on power dissipated in the modelled 
device and on its internal temperature is omitted. Meanwhile, 
as it results among others from papers [5, 26] thermal 
conductance and the convection coefficient depend on 
temperature. A macroscopic effect of this dependence is 
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described among other in many papers [47-54]. The decreasing 
dependence of thermal resistance on dissipated power is 
observed. This dependence is taken into account in the non-
linear thermal model of the semiconductor device described in 
the paper [26]. 
This model is based on the linear Cauer network shown in 
Fig. 1. Whereas, in the model presented in the paper [26] 
dependence of thermal resistances and thermal capacitances 
occurring in this model on power dissipated in the modelled 
device is taken into account. The network representation of 
this model is shown in Fig. 7. In this model Dj means the 
excess of internal temperature of the device over ambient 
temperature. The current source pth represents power dissipated 
in this device, controlled current sources model non-linear heat 
capacitances, and controlled voltage sources - non-linear 








Fig.7. Network representation of the nonlinear thermal model given in [26] 
The output values of controlled sources existing in the 
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RiiRi iRe =         (11) 
where vi denotes voltage on capacitor Ci, whereas iRi is current 
flowing through resistor Ri. Values of derivative du/dt are 
calculated with the use of the DDT function. Ci and Ri are 











































































where Ci0, ai1, ai2, bi1, bi2, di1, di2, ei1, ei2, Ri0, pi1, pi2, pi3, pi4 are 
model parameters.  
The simplified form of the model from the paper [26] is 
presented in the paper [55]. In the cited paper it is shown that 
heat capacitances very weakly depend on dissipated power and 
they can be described by means of liner elements (capacitors 
C1, C2, .., Cn), whereas nonlinearity of thermal resistance is 
taken into account while using controlled voltage sources E1 , 
E2, …, En. In this manner the thermal model of the form shown 
in Fig. 8 is obtained. In the paper [56] correctness of this 







Fig. 8. Network representation of the non-linear thermal model of 
semiconductor devices given in [55] 
In this model the device internal temperature is equal to 
voltage in node Tj, whereas ambient temperature Ta is 
represented by voltage source VTa. Values of voltage in other 
nodes of this model represent temperatures of particular 
components of the heat flow path. Controlled current source 
GP describes power dissipated in the device, controlled voltage 
sources E1 , E2, .. , En represent temperature differences 
between each element of the heat flow path. 
The presented non-linear thermal models take into account 
influence of dissipated power on efficiency of the process of 
cooling the semiconductor device, but they do not take into 
account changes of this efficiency at changes of the value of 
internal temperature. This enables correct modelling of thermal 
properties of the semiconductor device only while stimulating 
with power in the form of the Heaviside’s jump, not of 
stimulation with power of another shape, e.g. with the 
rectangular pulses train, where essential differences between 
the results of calculations and measurements can appear [56]. 
This drawback was eliminated in the model proposed in the 
paper [54].   
The description of efficiencies of controlled voltage sources 
shown in Fig. 8 takes into account changes in the value of 
thermal resistance characterising the heat flow between the 
considered structural elements. Capacitors model thermal 
capacitances of each structural element belonging to the heat 
flow path, e.g. the semiconductor chip, the mounting base, the 
case, the heat-sink, the PCB, etc.  
Voltage on controlled voltage sources are described by the 

























 (14)  
where di denotes the quotient of Ri thermal resistance and the 
device thermal resistance Rth, whereas Rth0, Rth1 and T0 are 
model parameters and iEi is current of the source Ei. 
The form of the equation (14) shows that thermal resistance 
is a decreasing function of the difference between the device 
internal temperature and ambient temperature. Such character 
of the considered dependence correlates with the presented in 
literature measurements results of thermal resistance of 
semiconductor devices on dissipated power, to which internal 
temperature is proportional.  
VI. ESTIMATION OF PARAMETERS VALUES OF COMPACT 
THERMAL MODELS 
Having in mind practical applications of the presented 
thermal models it is indispensable to knows values of 
parameters occurring in this model. An advantage of the 
compact thermal models is a possibility of estimating values of 
their parameters on the basis of measured waveforms of 
transient thermal impedances Zth(t) of the modelled 
semiconductor device. For linear models, measuring Zth(t) 
waveforms of selected cooling conditions and selected values 
of power supply of this device is sufficient. In the case of the 
non-linear model realization of a series of measurements Zth(t) 
at different conditions of power supply of modelled device is 
indispensable. In turn, for models of power modules measuring 
the set of self and mutual transient thermal impedances is 
indispensable. 
Methods of measurement Zth(t) for different semiconductor 
devices are widely described in the literature for discrete 
semiconductor devices [39, 52, 54, 56 - 60], monolithic 
integrated circuits [47, 48, 51, 62], LED modules [62] or 
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power modules [32, 63, 64]. On the basis of measured suitable 
waveforms Zth(t) values of parameters occurring in the 
equation (7) and values of RC elements describing the classical 
Cauer network are calculated. In the case of non-linear models, 
the coefficients occurring in equations describing each 
dependence of thermal resistances and thermal capacitances on 
power or on temperature are estimated additionally.  
One of the estimation methods of the value of these 
parameters was worked out in Gdynia Maritime University. 
The algorithm ESTYM realising this method was described in 
detail in papers [34, 65]. The input data for the algorithm 
ESTYM are the measured waveforms Zth(t). The value of Rth 
corresponds to the value of Zth(t) at the steady state. In order to 
estimate values of parameters ai and thi the function yi(t) is 
defined of the form  
 
                       (15) 
Because thermal time constants considerably differ from 
each other, for large values of time t, of the waveform Zth(t) 
decides only about the longissimus thermal time constant th1, 
and exponentially factors in the equation (7), connected with 
shorter time constants are ommitably small (tthi) Then, 
dependence (15) is reduced to linear dependence of the form 
 






      (16) 
While estimating the value of parameters thi and ai in 
dependence (16) one ought to use only coordinates of points 
lying within the range of linearity of dependence (15). 
Calculations are realised sequentially, beginning from the 
longissimus thermal time constant, to shorter and shorter 
thermal time constants. While estimating parameters thi and ai 
calculated in the previous steps values of these parameters 
connected with longer than calculated thermal time constants 
are used.  
Values of parameters Rth, ai and thi and computable values of 
passive RC elements, occurring in network analogues of the 
thermal model estimated with the use of the algorithm 
ESTYM, are used. Values of elements of the Fostera network 
are properly calculated using equations (8) and (9), whereas 
estimation of values of RC elements of the Cauer network is 
more complicated and it demands: 
a) delimitations of the operator thermal impedance Z(s) of 












































































  (17) 
b) the alternating division of polynomials L(s) and M(s), 
where only expressions occurring at the highest powers of 
variable s are divided. In the case when polynomials of the 
same degrees are divided one obtains the value of the 
resistance R′i, whereas when the degree of the numerator 
is greater than the degree of the denominator of 1, then 
one obtains the value of capacitance C′i.  
VII. CONCLUSIONS 
In the paper the problem of modelling thermal properties of 
semiconductor devices at the use of compact thermal models is 
considered. The manner of formulating such models, their 
classical forms and enhanced forms of such models that make 
possible taking into account the multi-way heat flow, mutual 
thermal couplings between devices situated on the common 
basis or nonlinearities of processes responsible for removal 
heat generated in semiconductor devices are presented. 
It was shown that the use of non-linear compact thermal 
models made possible more accurate estimation of waveforms 
of internal temperature of the semiconductor device than in the 
case when the classical linear thermal models are used. As it 
results from papers [26, 54] the non-linear thermal model 
assures very good agreement between the results of 
calculations and measurements, whereas the difference 
between values of internal temperature calculated by means of 
the linear thermal model can differ from the results of 
measurements even by about 20oC. 
In turn, taking into account the thermal model of the LED 
module [43] or the IGBT module [32] not only self-heating, 
but also mutual thermal couplings make it possible to correctly 
calculate values of temperature of each component of such 
modules. As it results from the cited papers the difference 
between values of internal temperature of such components 
can exceed even 10oC. 
Simplicity of compact thermal models and the ease of 
calculating values of their parameters caused that they are 
universally used in analyses of electronic networks. Moreover, 
they enable obtaining reliable results of calculations at 
acceptable time duration. Compact thermal models are also an 
essential component of electrothermal models of 
semiconductor devices which allows taking into account 
interactions of electric and thermal phenomena occurring in 
these devices. The use of the described in this paper 
modifications of the classical compact thermal models can lead 
to improvements of accuracy of computer analyses of 
electronic circuits.  
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